



# WPI



## NEHWS 2025

# FaultDetective


## Explainable to a Fault, from the Design Layout to the Software

Zhenyuan (Charlotte) Liu, Dillibabu Shanmugam and Patrick Schaumont

WPI Vernam Lab

**CHES 2024**


April 2025



# What is Fault Root-Causing?

---

## Explain Low-level Hardware Effects from High-level Software Observations



### Why do we care?

- Three fault effects: correct output, no effects, faulty output
- Unpredictable fault behavior

### Understand more than just the immediate output effects.


- ✓ Initial fault (the root-cause)
- ✓ Fault propagation from hardware to software
- ✓ Design improvements

# Current Research and Challenges


- Simulation-based research:
  - Based on a fault model (bit flipping, instruction skips ...)
  - **Assumptions, depending on the accuracy of the fault model**
- Empirical research:
  - Observes the real-world effects of faults
  - **Limited visibility into hardware interactions**
  - **Cannot explain by the immediate output**
- The unpredictable fault behavior:
  - Sane machine
  - Weird machine
    - **Undefined state space**
    - **Difficult to model and analyze**
    - The state space for a 3000-bit processor contains  $2^{3000}$  possible states



FaultDetective




# Architecture and Micro-Architecture States




# Hash Tree


- Any changes at a leaf node will result in a change at the root node
- Backtrack from the root node to identify which leaf or intermediate node is faulty
- Find the root-cause of the fault



# Dynamic State Transition Graph



# Dynamic State Transition Graph – Before Fault




- **Sane State** → Achieved in accordance with the programmer's intent<sup>[1]</sup>
- **The Sane Machine** → The collection of all possible sane states

# Dynamic State Transition Graph – After Fault




**Architecture sane state**

ADSTG



**Architecture weird state**

MDSTG



**Micro-architecture sane state**

**Micro-architecture weird state**

- **Weird State** → The behavior that occurs when the sane state enters an otherwise unreachable state<sup>[1]</sup>
- **The Weird Machine** → The collection of all possible weird states

- ✓ Visualize sane/weird machine
- ✓ Initial fault and its propagation

Register R2


03 → 13

Disables further instruction-fetch, halt the processor



# Visualized Fault Patterns


- Four fault patterns



**Weird machine does exist!**


# Fault Root-Cause Analysis: FaultDetective

- Hardware Redundancy + Scan Chain



- ✓ Lock-step execution
- ✓ Minimal hardware in on-chip network
- ✓ Fault checking in software by redundancy
- ✓ Once a fault is detected, halt all cores
- ✓ Scan chain provides visibility into all flip-flop bits

# Fault Root-Cause Analysis: FaultDetective




✓ Plot the ADSTG/MDSTG for both sane and weird machine

✓ Apply to both simulation and measurement fault experiments




# Layout-Aware Fault Analysis in Simulation

- Realization in ASIC (six-core MSP430)
- Implement real-world fault injection using layout data (laser and clock fault injections)
- **No assumptions about the**



# Measurement Result with EM-fault Injection





# WPI

## Any Questions?

Thank you

[zliu12@wpi.edu](mailto:zliu12@wpi.edu)

[dshanmugam@wpi.edu](mailto:dshanmugam@wpi.edu)

[pschaumont@wpi.edu](mailto:pschaumont@wpi.edu)

# NEHWS 2025